Indian Journal of Sustainable Development

2016 | Volume 2 | Issue 1

Design of Ultra Low Power 8 Bit Arithmetic and Logic Unit using Subthreshold Source Coupled Logic

1. K. A. Jyotsna

2. P. Saidulu

3. B. K. Madhavi

Received
26-Dec-2016 		Accepted
- 		Published
26-Dec-2016
Abstract
Designing ultra low power circuits with improved speed and power optimization is a challenging job in the design of a microprocessor. The main component of any processor is the ALU design. STSCL works at very low voltages, consumes less power and has promising performance. In this paper, an ultra-low power ALU using STSCL technique in 45nm technology at 1V power supply using cadence virtuoso tools is presented.
Keywords STSCL, ALU, MCML
Locked
Subscribed
Open Access
Open Access
Articles Journal Info Editorial Board Guidelines Pricing Info Peer Review & Publication Policy Submit Manuscript