International Journal of Research in Signal Processing, Computing & Communication System Design

2015 | Volume 1 | Issue 2

Design and Analysis of High Performance and Low Power Current Mode Logic CMOS

1. A. Rajesh

2. B. L. Raju

3. K. Chenna Kesava Reddy

Received
04-Apr-2016 		Accepted
- 		Published
04-Apr-2016
Abstract
With the scaling down of CMOS transistors, many issues, once considered negligible, now have become a factor in design. Some of these problems are leakage current and power consumption. The solution this paper will address is using current mode logic as opposed to traditional voltages. We also begin by analyzing 180nm MOSFETs and will continue to work down to lower channel lengths. MOS Current-Mode Logic (MCML) is an alternative logic designing style that provides true differential operation, low noise level generation and noise immunity.
Keywords N.A.
Locked
Subscribed
Open Access
Open Access
Articles Journal Info Editorial Board Guidelines Pricing Info Peer Review & Publication Policy Submit Manuscript