Rungta International Journal of Computer Science and Information Technology

2017 | Volume 2 | Issue 1

A Review on Design of Full Adder Circuit Using Shannon Modified Method

1. Balkrishna Choubey – M.tech Scholar, Dept. Of Electronics And Telecommn., Swami Vivekanand Tech. Univ., Chhatisgarh.

2. Pankaj Kumar Mishra – M.tech Scholar, Dept. Of Electronics And Telecommn., Swami Vivekanand Tech. Univ., Chhatisgarh.

Received
02-Feb-2018 		Accepted
- 		Published
02-Feb-2018
Abstract
In this paper, an 8 bit high speed full adder is designed based on Shannons expansion. This adder is implemented by using CMOS process technology. The proposed adder provides compromise both cost and performance in carry propagation adder design. Since, in parallel adder the carry suffer from the propagation delay. As the adder block increases the propagation delay also increased. So to provide constant amount of propagation delay into the adder, look ahead carry adder design and to enhance the performance of this design Shannons expansion is used. It also reduced the computational time. So it will be faster than any other adder design.
Keywords ALU, CMOS technology, Look ahead carry, Propagation delay, Shannons expansion.
Locked
Subscribed
Open Access
Open Access
Articles Journal Info Editorial Board Guidelines Pricing Info Peer Review & Publication Policy Submit Manuscript